



10/29/99

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of: John E. Donohue
 Title: SYSTEMS AND METHODS FOR HOLDOVER CIRCUITS IN PHASE LOCKED LOOPS
 Attorney Docket No.: 500.723US1

JC564 U.S. PTO
 09/432022
 10/29/99

PATENT APPLICATION TRANSMITTAL

BOX PATENT APPLICATION

Assistant Commissioner for Patents
 Washington, D.C. 20231

We are transmitting herewith the following attached items and information (as indicated with an "X"):

- X Utility Patent Application under 37 CFR § 1.53(b) comprising:
 X Specification (19 pgs, including claims numbered 1 through 31 and a 1 page Abstract).
 X Formal Drawing(s) (4 sheets).
 X Signed Combined Declaration and Power of Attorney (3 pgs).
 X Check in the amount of \$1,036.00 to pay the filing fee.
 X Assignment of the invention to ADC Telecommunications, Inc. (2 pgs) and Recordation Form Cover Sheet.
 X Check in the amount of \$40.00 to pay the Assignment recording fee.
 X Return postcard.

The filing fee has been calculated below as follows:

	No. Filed	No. Extra	Rate	Fee
TOTAL CLAIMS	31 - 20 =	11	x 18 =	\$198.00
INDEPENDENT CLAIMS	4 - 3 =	1	x 78 =	\$78.00
] MULTIPLE DEPENDENT CLAIMS PRESENTED				\$0.00
BASIC FEE				\$760.00
TOTAL				\$1,036.00

Please charge any additional required fees or credit overpayment to Deposit Account No. 19-0743.

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.
 P.O. Box 2938, Minneapolis, MN 55402 (612-373-6900)

By: Edward J. Brooks, III
 Atty: Edward J. Brooks, III
 Reg. No. 40,926

Customer Number **21186**

"Express Mail" mailing label number: EL530191024US

Date of Deposit: October 29, 1999

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents, Box Patent Application, Washington, D.C. 20231.

By: Chris Hammond

Signature: Chris Hammond

UNITED STATES PATENT APPLICATION

**Systems and Methods for Holdover Circuits in Phase Locked
Loops**

INVENTORS

John Donohue
of Ridgefield, CT, USA

Schwegman, Lundberg, Woessner, & Kluth, P.A.
1600 TCF Tower
121 South Eighth Street
Minneapolis, Minnesota 55402
ATTORNEY DOCKET 500.723US1

Systems and Methods for Holdover Circuits in Phase Locked Loops

Technical Field of the Invention

The present invention relates generally to the field of telecommunications and,
5 in particular, to systems and methods for holdover circuits in phase locked loops.

Background

The rise in the popularity of new forms of communication systems such as the Internet has driven the need for network systems that offer greater and greater amounts
10 of bandwidth and data control means. Prior to the explosion of the Internet's popularity, most telecommunications systems were designed with an architecture to support primarily a single service (e.g. voice calls). Today, the newer telecommunication systems must be designed for the larger bandwidth demands and data control means. These newer systems and networks must be able to provide two way synchronized
15 transfer of video, audio and other data.

Phase locked loops are frequently used in two-way data communication systems, to generate an output clock derived from the input data. Conventionally, a phase locked loop includes a voltage controlled oscillator which provides an output frequency to serve as the clock signal. The phased locked loop uses an input data signal in
20 conjunction with the voltage controlled oscillator to generate the output clock signal. The output clock signal can then regulate the output timing of output data signals between data processing devices and data transmitters for transmittal of data further along a data communication system.

If the input data signal is lost or interrupted then an output frequency of the
25 voltage-controlled oscillator will generally swing to one voltage rail or the other resulting in a loss of an accurate output clock signal and potential loss of data through the communication system. To prevent the output frequency of the voltage-controlled oscillator from swinging to one voltage rail or the other some prior art systems substitute a second synchronization source or system clock to provide the
30 synchronization for the system. For example, in the prior art, the loss of an input data

signal to the phased locked loop will cause the phase locked loop to switch to a fixed voltage reference, such as substitute, fixed voltage-controlled oscillator. The problem with this prior art method is that the fixed voltage reference of the substitute voltage-controlled oscillator may be and often is significantly different from the clock frequency at which the phased locked loop was locked just prior to the input data loss. In this case, the system can still experience significant problems in that the rapid switching from one clock frequency to another will likely cause data errors.

For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for systems and methods for improved hold-over capability in phased locked loops to account for momentary breaks in an input communication channel.

Summary

The above mentioned problems with phase locked loop circuits which handle clock frequencies in an input communication channel and other problems are addressed by the present invention and will be understood by reading and studying the following specification. Improved phase locked loops are described which provide the capability to “hold” the output clock in a communication system at or very near the last output frequency before the loss of input data. This can prevent loss of data and communication with successive locations, or minimize disruption in communication, by avoiding rapid changes in data transmission rates.

In particular, an illustrative embodiment of the present invention includes a phase locked loop which “holds” the output clock in a communication system at or very near the last output frequency before the loss of input data. The phase locked loop according to the teachings of the present invention includes a differential phase detector that receives an input signal and a feedback signal and produces a differential output signal. An electronic selector circuit is coupled to a differential output of the phase detector with an input that is responsive to a detected state of the input signal. An operational amplifier based loop filter circuit is provided in the phased locked loop.

The electronic selector circuit provides the differential output of the phase detector at a pair of inputs to the operational amplifier. A voltage controlled oscillator is coupled to an output of the operational amplifier and provides an output frequency for the phased locked loop circuit. The electronic selector circuit is operable to control the input to the operational amplifier to hold an output frequency of the voltage controlled oscillator at a substantially constant frequency. In one embodiment of the present invention, the electronic selector circuit includes a switch which couples the pair of inputs together when a reference signal, or input signal to the phase detector is interrupted. In another embodiment of the present invention, the electronic selector circuit includes a logic-based selector circuit which holds the pair of inputs to an identical potential level when the input signal to the phase detector is interrupted.

Brief Description of the Drawings

Figure 1 is a block diagram illustrating a system level embodiment of a phase locked loop circuit according to the teachings of the present invention.

Figure 2 is a diagram illustrating an embodiment of a phase locked loop circuit according to the teachings of the present invention.

Figure 3 is a diagram illustrating another embodiment of a phase locked loop circuit according to the teachings of the present invention.

Figure 4 is a block diagram of a communication system according to the teachings of the present invention.

Detailed Description

The following detailed description refers to the accompanying drawings which form a part of the specification. The drawings show, and the detailed description describes, by way of illustration specific illustrative embodiments in which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention. Other embodiments may be used and logical, mechanical and electrical changes may be made without departing

from the scope of the present invention. The following detailed description is, therefore, not to be taken in a limiting sense.

Figure 1 is a block diagram illustrating a system 100 level embodiment of a phase locked loop circuit 101 according to the teachings of the present invention.

5 Figure 1 provides an overview, or framework, of the operating environment, e.g. a data communication system 100, for the present invention. In Figure 1, a data receiver 102 receives input data which is forwarded to a data processing device 104 and to an input 106 of the phased locked loop 101. The phased locked loop 101 includes a voltage-controlled oscillator, not shown, which produces an output frequency, or output clock
10 signal 109. The phased locked loop 101 uses the input data signal 111 to generate the output clock signal 109. The output clock signal 109 then regulates the output of an output data signal 113 between the data processing device 104 and a data transmitter 116 for transmittal of data further along the communication system 100. Thus, the phased locked loop output is used as the clock for the data processing and the
15 transmitter.

As shown in Figure 1 according to the teachings of the present invention, if the input data signal 111 is lost or interrupted then an electronic selector circuit within the phased locked loop, not shown, is operable to control the input to the operational amplifier to hold an output frequency of the voltage controlled oscillator at a
20 substantially constant frequency. This avoids having the output of the voltage controlled oscillator swing to one rail or another when the input data signal 111 is interrupted. The present invention further avoids switching the clock signal to an output frequency which is not generated from a most recently received input data signal 111.

Figure 2 is a diagram illustrating an embodiment of a novel phase locked loop
25 circuit 200 according to the teachings of the present invention. As shown in Figure 2, the novel phase locked loop circuit 200 includes a differential phase detector 202. The differential phase detector 202 has a reference input 204 and a feedback input 206 that receive an input signal and a feedback signal and produces a differential output signal 208. By way of example, and not by way of limitation, the reference input 204 is
30 adapted to receive data input signals in a communication system and the feedback input

is adapted to receive feedback signals from a voltage controlled oscillator. The differential output 208 of the differential phase detector 202 is coupled to an electronic selector circuit 210, e.g. an analog switch, logic gates or other appropriate circuitry for selecting between signals. The electronic selector circuit 210 has an input that is responsive to a detected state of the input signal. The novel phase locked loop circuit 200 includes an operational amplifier based loop filter circuit 212. One of ordinary skill in the art will understand upon reading this disclosure the various means by which an operational amplifier based loop filter circuit 212 having capacitors, 214-1, 214-2, . . . , 214-N, and resistors, 216-1, 216-2, 216-3, . . . , 216-M, can be constructed to provide a suitable operational amplifier based loop filter circuit 212. One such configuration is shown by way of illustration, and not by way of limitation, in Figure 2.

According to the teachings of the present invention, the electronic selector circuit 210 provides the differential output 208 of the phase detector 202 at a pair of inputs, 218A and 218B, to the operational amplifier 212. As shown in Figure 2, in one embodiment, the electronic selector circuit 210 includes a switch 220 which is further coupled to an external command signal source 222.

As shown in Figure 2, an output 224 of the operational amplifier based loop filter 212 is coupled to a voltage-controlled oscillator 226. Further, the voltage-controlled oscillator 226 provides an output frequency 228. The output frequency 228 is coupled to the feedback input 206 of the differential phase detector 202. In one embodiment, the output frequency 228 of the voltage-controlled oscillator 226 can be coupled to the feedback input 206 of the differential phase detector 202 through a frequency divider 230. According to the teachings of the present invention, the output 224 of the operational amplifier based loop filter 212 serves as an input to, or drives, the voltage-controlled oscillator 226 to generate output 228. Output 228 is used as an output frequency 228 for a system clock coupled to a number of system modules connected to the phased locked loop circuit 200, e.g. in a communication system.

In operation, the electronic selector circuit 210 of the phased locked loop circuit 200 is operable to control the input to the operational amplifier 212 to hold an output frequency 228 of the voltage controlled amplifier 226 at a substantially constant

frequency. For example, as shown in Figure 2, the electronic selector circuit 210 can hold an output frequency 228 of the voltage controlled oscillator 226 under an external command signal from the external command signal source 222 when an input signal received at the reference input 204 of the phase detector 202 is interrupted. In other words, when the input signal received at the reference input 204 of the phase detector 202 is interrupted the external command signal source 222 detects the interruption, e.g. a first detected state, and the external command signal source 222 then provides the external command signal which operates on the electronic switch 220 of the electronic selector circuit 210. The electronic switch 220 de-couples the pair of inputs 218A and 218B from the differential output 208 of the phase detector 202. The electronic switch 220 holds an output 224 of the operational amplifier based loop filter 212 to an output 224 generated by a last received signal from the phase detector 202 by coupling the pair of inputs, 218A and 218B, together. Since the output 224 of the operational amplifier 212 serves as the input to the voltage-controlled oscillator 226 which provides output 228, the output frequency 228 is similarly held to an output frequency 228 generated by a last received input signal to phase detected 202 before signal interruption. Coupling the pair of inputs, 218A and 218B, together holds a current signal input to the operational amplifier 212. In effect, the electronic selector circuit 210 holds a current signal input to the operational amplifier 212 by coupling the pair of inputs, 218A and 218B, at the same potential.

According to the teachings of the present invention, the electronic selector circuit 210 re-couples the pair of inputs, 218A and 218B, to the differential output 208 of the phase detector 202 under instruction from the external command signal provided by the external command signal source 222 when an input signal is restored or re-gained at the reference input 204 of the phase detector 202. As one of ordinary skill in the art will understand upon reading this disclosure, the present invention provides a very gradual switch in the output 224 of the operational amplifier 212, holding the frequency at output 228 where it was last when the input signal is lost, and gradually adjusting to a new input signal when the input signal is regained since the operational amplifier based loop filter 212 provides a gradual time constant for any change.

Figure 3 is a diagram illustrating another embodiment of a novel phase locked loop circuit 300 according to the teachings of the present invention. As shown in Figure 3, the novel phase locked loop circuit 300 includes a differential phase detector 302. The differential phase detector 302 has a reference input 304 and a feedback input 306 that receive an input signal and a feedback signal and produces a differential output signal 308. By way of example, and not by way of limitation, the reference input 304 is adapted to receive data input signals in a communication system and the feedback input 306 is adapted to receive feedback signals from a voltage controlled oscillator. The differential output 308 of the differential phase detector 302 is coupled to an electronic selector circuit 310, e.g. an analog switch, logic gates or other appropriate circuitry for selecting between signals. The electronic selector circuit 308 has an input that is responsive to a detected state of the input signal. The novel phase locked loop circuit 300 includes an operational amplifier based loop filter circuit 312. One of ordinary skill in the art will understand upon reading this disclosure the various means by which an operational amplifier based loop filter circuit 312, having capacitors and resistors as described in connection with Figure 2, can be constructed to provide a suitable operational amplifier based loop filter circuit 312.

According to the teachings of the present invention, the electronic selector circuit 310 provides the differential output 308 of the phase detector 302 at a pair of inputs, 318A and 318B, to the operational amplifier 312. As shown in Figure 3, the electronic selector circuit 310 includes a logic-based selector 310 which is further coupled to an external command signal source 322 and holds the pair of inputs, 318A and 318B, to an identical potential level when a reference signal at the reference signal input 304 of the phase detector 302 is interrupted.

In one embodiment of the present invention, shown by way of illustration and not by way of limitation in Figure 3, the logic based selector 310 includes a pair of AND gates, 311A and 311B. Each AND gate, 311A and 311B, has an output coupled to one of the pair of inputs, 318A and 318B, of the operational amplifier 312.

According to the teachings of the present invention, one input, 313A and 313B, of each AND gate, 311A and 311B, is coupled to the differential output 308 of the phase

detector 302. The other input, 315A and 315B, of each AND gate, 311A and 311B, is coupled to an external command signal source 322. In this embodiment, the external command signal source 322 provides a high potential to one input, e.g. 315A and 315B, of each AND gate, 311A and 311B.

5 In one embodiment of the present invention, as shown in Figure 3, an output 324 of the operational amplifier based loop filter 312 is coupled to a voltage-controlled oscillator 326. Further, an output 328 of the voltage-controlled oscillator 326 is coupled to the feedback input 306 of the differential phase detector 302. In one embodiment, the output 328 of the voltage-controlled oscillator 326 can be coupled to the feedback input
10 306 of the differential phase detector 302 through a frequency divider 330. According to the teachings of the present invention, the output 328 of the voltage-controlled oscillator 326 is used as an output frequency 328 for a system clock coupled to a number of system modules connected to the phased locked loop circuit 300, e.g. in a communication system.

15 In operation, the electronic selector circuit 310 of the phased locked loop circuit 300 is operable to control the input to the operational amplifier 326 to hold an output frequency 328 of the voltage controlled oscillator 326 at a substantially constant frequency. For example, as shown in Figure 3, the electronic selector circuit 310 can hold an output frequency 328 of the voltage controlled oscillator 326 under an external
20 command signal from the external command signal source 322 when an input signal received at the reference input 304 of the phase detector 302 is interrupted. The external command signal source 322 operates to detect the interruption, e.g. a first detected state, and the external command signal provided by the external command signal source 222 operates on the logic based selector circuit 310. The logic based selector circuit 310 de-
25 couples the pair of inputs, 318A and 318B, from the differential output 308 under instruction from the external command signal. The logic based selector circuit 310 holds an output 324 of the operational amplifier based loop filter 312 to an output level generated by a last received signal from the differential output 308 by coupling the pair of inputs, 318A and 318B, to the same potential level. Since the output 324 of the
30 operational amplifier 312 serves as the input to the voltage-controlled oscillator 326

which provides output 328, the output frequency 328 is similarly held to an output frequency 328 generated by a last received input signal to phase detected 302 before signal interruption. Coupling the pair of inputs, 318A and 318B, to the same potential level holds a current signal input to the operational amplifier 312. In effect, the
5 electronic selector circuit 310 holds a current signal input to the operational amplifier 312 by coupling the pair of inputs, 318A and 318B, at the same potential.

For example, in the embodiment shown in Figure 3, if the input signal to the reference input 304 is lost, then 315A and 315B, each go low based on the external command signal provided by the external command signal source 322. This effectively
10 connects the pair of inputs, 318A and 318B, of the operational amplifier 312 to the same potential, e.g. a low logic level.

According to the teachings of the present invention, the electronic selector circuit 310 will re-couple the pair of inputs, 318A and 318B, to the differential output 308 of the phase detector 302 under instruction from the external command signal
15 provided by the external command signal source 322 when a reference signal is restored or re-gained, e.g. a second detected state, at the reference input 304 of the phase detector 302. In other words, when a reference signal is restored or re-gained at the reference input 304 of the phase detector 302 inputs, 315A and 315B, each return high. This allows AND gates 311A and 311B to pass the differential output 308 of the phase
20 detector 302 to the operational amplifier based loop filter 312.

The embodiment described in Figure 3, affords the advantages described in connection with the phase locked loop circuit of Figure 2. That is, as one of ordinary skill in the art will understand upon reading this disclosure, embodiment of the present invention provide a very gradual switch in the output frequency of the voltage
25 controlled oscillator 326, holding the frequency where it was last when the input signal to the reference input is lost, and gradually adjusting to a new input signal when the input signal is regained since the operational amplifier based loop filter 312 will provide a gradual time constant for any change.

Figure 4 is a block diagram of a communication system 400 according to the
30 teachings of the present invention. As shown in Figure 4, the communication system

400 includes a number of traffic cards, 402-1, 402-2, . . . , 402-N, which each have inputs and outputs. A switching device 404 is coupled to the number of traffic cards, 402-1, 402-2, . . . , 402-N. A synchronization source 406 is coupled to the number of traffic cards, 402-1, 402-2, . . . , 402-N. The synchronization source 406 is determined
5 by a selector 408 coupled to an external synchronization source 410 and a controller 412. The selector 408 provides a reference signal to a phased locked loop circuit 414. The phase locked loop circuit 414 is coupled to the controller 412. According to the teachings of the present invention, the phase locked loop circuit 414 can include the phased locked loop circuit described and discussed in detail in connection with either of
10 Figures 2 or 3. That is, the phase locked loop circuit 414 includes a differential phase detector, an electronic selector circuit coupled to a differential output of the phase detector, and an operational amplifier based loop filter circuit. An output of the operational amplifier is further coupled to a voltage controlled oscillator. As explained in connection with Figures 2 and 3, the electronic selector circuit provides the
15 differential output of the phase detector at a pair of inputs to the operational amplifier. According to the teachings of the present invention, the electronic selector circuit decouples the pair of inputs from the differential output and holds an output frequency of the voltage controlled oscillator to a last received input signal to the phase detector when an input signal to a reference signal input of the phase detector is interrupted.

20 As such, according to one embodiment of the present invention, the electronic selector circuit includes a switch which couples the pair of input signals together to hold the last received signal as a current signal input to the operational amplifier under an instruction from the controller 412 when the reference signal is interrupted. And, according to another embodiment of the present invention, the electronic selector circuit
25 includes a logic-based selector which holds the pair of inputs to an identical potential level, under an instruction from the controller 412, to hold the last received signal from the differential phase detector when an input signal to a reference signal input of the phase detector is interrupted.

According to the teachings of the present invention, the synchronization source
30 406 is designed to provide an output clock frequency for data traffic in the

communication system 400. In one embodiment, the synchronization source 406 can further serve as a system clock coupled to a number of system modules, e.g. switching device 404, traffic cards 402-1, 402-2, . . . , 402-N, and other modules of the communication system 400.

5

Conclusion

Improved phase locked loops have been described which handle momentary breaks in an input communication channel. The phase locked loops provide the capability to “hold” the output clock in a communication system at or very near the last
10 output frequency before the loss of input data. Thus, the improved phase locked loops prevent the loss of data and communication with successive locations and minimize disruption in communication, by avoiding rapid changes in data transmission rates.

Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement which is
15 calculated to achieve the same purpose may be substituted for the specific embodiment shown. This application is intended to cover any adaptations or variations of the present invention.

What is claimed is:

1. A phase locked loop circuit, comprising:
 - a differential phase detector that receives an input signal and a feedback signal and produces a differential output signal;
 - 5 an electronic selector circuit coupled to the differential output of the phase detector with an input that is responsive to a detected state of the input signal;
 - an operational amplifier based loop filter circuit, wherein the electronic selector circuit provides the differential output of the phase detector at a pair of inputs to the operational amplifier;
 - 10 a voltage controlled oscillator coupled to an output of the operational amplifier and providing an output frequency for the phased locked loop circuit; and
 - wherein the electronic selector circuit is operable to control the input to the operational amplifier to hold the output frequency of the voltage controlled oscillator at a substantially constant frequency.
- 15 2. The circuit of claim 1, wherein the electronic selector circuit de-couples the pair of inputs from the differential output and holds the output frequency under an external command when the input signal to the phase detector is interrupted.
- 20 3. The circuit of claim 2, wherein the electronic selector circuit holds a current signal input to the operational amplifier when a reference signal to the phase detector is interrupted.
4. The circuit of claim 3, wherein the electronic selector circuit holds a current
- 25 signal input to the operational amplifier by coupling the pair of inputs at the same potential.
5. The circuit of claim 4, wherein the electronic selector circuit includes a switch which couples the pair of inputs together when the reference signal to the phase detector
- 30 is interrupted.

6. The circuit of claim 2, wherein the electronic selector circuit includes a logic-based selector circuit which holds the pair of inputs to an identical potential level when the input signal to the phase detector is interrupted.
- 5 7. The circuit of claim 2, wherein the electronic selector circuit re-couples the pair of inputs to the differential output of the phase detector when the input signal is restored.
8. A phase locked loop circuit, comprising:
- 10 a differential phase detector that receives an input signal and a feedback signal and produces a differential output signal;
- an electronic selector circuit coupled to the differential output of the phase detector with an input that is responsive to a detected state of the input signal;
- an operational amplifier based loop filter circuit, wherein the electronic selector
- 15 circuit provides the differential output of the phase detector at a pair of inputs to the operational amplifier;
- a voltage controlled oscillator coupled to an output of the operational amplifier and providing an output frequency for the phased locked loop circuit; and
- wherein the electronic selector circuit de-couples the pair of inputs from the
- 20 differential output and holds the output frequency of the voltage controlled oscillator to a last received signal from the differential output when the input signal to the phase detector is interrupted.
9. The circuit of claim 8, wherein the electronic selector circuit includes a switch
- 25 which couples the pair of inputs together to hold the last received signal as a current signal input to the operational amplifier when the input signal is interrupted.
10. The circuit of claim 8, wherein the electronic selector circuit includes a logic-based selector circuit which holds the pair of inputs to an identical potential level to

hold the last received signal from the differential output at the operational amplifier when the input signal to the phase detector is interrupted.

11. The circuit of claim 10, wherein the logic based selector circuit includes a pair of
5 AND gates, each AND gate having an output coupled to one of the pair of inputs,
wherein one input of each AND gate is coupled to the differential output, and wherein
the other input of each AND gate is coupled to an external command signal source.

12. The circuit of claim 11, wherein the external command signal source provides a
10 high potential to one input of each AND gate.

13. The circuit of claim 8, wherein the electronic selector circuit re-couples the pair
of inputs to the differential output of the phase detector when the input signal to the
phase detector is restored.

14. The circuit of claim 8, wherein the output frequency of the voltage controlled
oscillator provides the feedback signal to the differential phase detector.

15. A communication system, comprising:
20 a number of traffic cards having inputs and outputs;
a switching device coupled to the number of traffic cards; and
a synchronization source coupled to the number of traffic cards, wherein the
synchronization source is determined by a selector coupled to an external
synchronization source and a controller, wherein the selector provides an input signal to
25 a phased locked loop circuit, wherein the phase locked loop circuit is coupled to the
controller, and wherein the phase locked loop circuit includes:

a differential phase detector that receives the input signal and a feedback
signal and produces a differential output signal;

an electronic selector circuit coupled to a differential output of the phase
30 detector with an input that is responsive to a detected state of the input signal;

an operational amplifier based loop filter circuit, wherein the electronic selector circuit provides the differential output of the phase detector at a pair of inputs to the operational amplifier;

5 a voltage controlled oscillator coupled to an output of the operational amplifier and providing an output frequency for the phased locked loop circuit; and

wherein the electronic selector circuit de-couples the pair of inputs from the differential output and holds the output frequency of the voltage controlled oscillator to a last received signal from the differential output when the input signal to the phase detector is interrupted.

10

16. The system of claim 15, wherein the electronic selector circuit includes a switch which couples the pair of input signals together to hold the last received signal as a current signal input to the operational amplifier under an instruction from the controller when the input signal is interrupted.

15

17. The system of claim 15, wherein the electronic selector circuit includes a logic-based selector circuit which holds the pair of inputs to an identical potential level, under an instruction from the controller, to hold the last received signal from the differential output at the operational amplifier when the input signal to the phase detector is

20 interrupted.

18. The system of claim 17, wherein the logic based selector circuit includes a pair of AND gates, each AND gate having an output coupled to one of the pair of inputs, wherein one input of each AND gate is coupled to the differential output, and wherein
25 the other input of each AND gate is coupled to an external command signal from the controller.

19. The system of claim 18, wherein the external command signal includes a high potential signal provided to one input of each AND gate.

30

20. The system of claim 15, wherein the electronic selector circuit re-couples the pair of inputs to the differential output of the phase detector when the input signal is restored.

5 21. The system of claim 15, wherein the output frequency of the voltage controlled oscillator provides the feedback signal for the differential phase detector.

22. The system of claim 15, wherein the output frequency of the voltage-controlled oscillator further serves as a system clock to a number of system modules connected to
10 the communication system.

23. A method for preventing data errors in a communication system, comprising:
coupling input data to a phase locked loop circuit, wherein the phase locked loop includes:

15 a differential phase detector that receives an input signal and a feedback signal and produces a differential output signal;

an electronic selector circuit coupled to a differential output of the phase detector with an input that is responsive to a detected state of the input signal;

an operational amplifier based loop filter circuit, wherein the electronic
20 selector circuit provides the differential output of the phase detector at a pair of inputs to the operational amplifier; and

a voltage controlled oscillator coupled to an output of the operational amplifier and providing an output frequency for the phased locked loop circuit;

using the electronic selector circuit is operable to control the input to the
25 operational amplifier to hold the output frequency of the voltage controlled oscillator at a substantially constant frequency when the input signal to the phase detector is interrupted; and

using the electronic selector circuit to release control of the input to the operational amplifier to follow the differential output when the input signal to the phase
30 detector is restored.

24. The method of claim 23, wherein using the electronic selector circuit to hold the output frequency of the voltage controlled oscillator at a substantially constant frequency includes using the electronic selector circuit to de-couple the pair of inputs from the differential output and hold the output frequency of the voltage controlled oscillator to a last received signal from the differential output when the input signal to the phase detector is interrupted.

25. The method of claim 24, wherein using the electronic selector circuit to de-couple the pair of inputs from the differential output includes using a switch to couple the pair of input signals together to hold the last received signal as a current signal input to the operational amplifier when the input signal is interrupted.

26. The method of claim 24, wherein using the electronic selector circuit to de-couple the pair of inputs from the differential output includes using a logic-based selector circuit to hold the pair of inputs to an identical potential level in order to hold the last received signal from the differential output at the operational amplifier when the input signal to the phase detector is interrupted.

27. The method of claim 26, wherein using a logic-based selector circuit to hold the pair of inputs to an identical potential level includes using a logic-based selector circuit having a pair of AND gates, coupling an output of each AND gate to one of the pair of inputs, coupling one input of each AND gate to the differential output, and coupling the other input of each AND gate to an external command signal source.

28. The method of claim 28, wherein using a logic-based selector having a pair of AND gates and coupling the other input of each AND gate to an external command signal source includes coupling the other input of each AND gate to a high potential.

29. The method of claim 23, wherein using the electronic selector circuit to release control of the input to the operational amplifier to follow the differential output includes

using the electronic selector circuit to re-couple the pair of inputs to the differential output of the phase detector when the input signal is restored.

30. The method of claim 23, wherein the method further includes using the output
5 frequency of the voltage controlled oscillator for providing the feedback signal to the differential phase detector.

31. The method of claim 23, wherein the method further includes using the output
frequency of the voltage controlled oscillator as an output frequency for a system clock
10 coupled to a number of system modules connected to the communication system.

Systems and Methods for Holdover Circuit for Phase Locked Loops

Abstract of the Disclosure

Improved phase locked loops are described which handle momentary breaks in an input communication channel. The phase locked loops provide the capability to

5 “hold” the output clock in a communication system at or very near the last output frequency before the loss of input data. The phase locked loops according to the teachings of the present invention include a differential phase detector that receives an input signal and a feedback signal and produces a differential output signal. An electronic selector circuit is coupled to a differential output of the phase detector with an

10 input that is responsive to a detected state of the input signal. An operational amplifier based loop filter circuit is provided in the phased locked loop. The electronic selector circuit provides the differential output of the phase detector at a pair of inputs to the operational amplifier. A voltage controlled oscillator is coupled to an output of the operational amplifier and provides an output frequency for the phased locked loop

15 circuit. The electronic selector circuit is operable to control the input to the operational amplifier to hold an output frequency of the voltage controlled oscillator at a substantially constant frequency. In one embodiment of the present invention, the electronic selector circuit includes a switch which couples the pair of inputs together when a reference signal, or input signal to the phase detector is interrupted. In another

20 embodiment of the present invention, the electronic selector circuit includes a logic-based selector circuit which holds the pair of inputs to an identical potential level when the input signal to the phase detector is interrupted. Systems and methods are further included within the scope of the present invention.

“Express Mail” mailing label number: EL530191024US

Date of Deposit: OCTOBER 29, 1999
I hereby certify that this paper or fee is being deposited with the United States Postal Service “Express Mail Post Office to Addressee” service under 37 CFR 1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

Printed Name: CHRIS HAMMOND
Signature: Chris Hammond




FIG. 1




FIG. 2




FIG. 3




FIG. 4

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

United States Patent Application

COMBINED DECLARATION AND POWER OF ATTORNEY

As a below named inventor I hereby declare that: my residence, post office address and citizenship are as stated below next to my name; that

I verily believe I am the original, first and sole inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled: **SYSTEMS AND METHODS FOR HOLDOVER CIRCUITS IN PHASE LOCKED LOOPS.**

The specification of which is attached hereto.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with 37 C.F.R. § 1.56 (attached hereto). I also acknowledge my duty to disclose all information known to be material to patentability which became available between a filing date of a prior application and the national or PCT international filing date in the event this is a Continuation-In-Part application in accordance with 37 C.F.R. § 1.63(e).

I hereby claim foreign priority benefits under 35 U.S.C. § 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on the basis of which priority is claimed:

No such claim for priority is being made at this time.

I hereby claim the benefit under 35 U.S.C. § 119(e) of any United States provisional application(s) listed below:

No such claim for priority is being made at this time.

I hereby claim the benefit under 35 U.S.C. § 120 or 365(c) of any United States and PCT international application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT international application in the manner provided by the first paragraph of 35 U.S.C. § 112, I acknowledge the duty to disclose material information as defined in 37 C.F.R. § 1.56(a) which became available between the filing date of the prior application and the national or PCT international filing date of this application:

No such claim for priority is being made at this time.

I hereby appoint the following attorney(s) and/or patent agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith:


Adams, Gregory J.	Reg. No. 44,494	Forrest, Bradley A.	Reg. No. 30,837	Nama, Kash	Reg. No. 44,255
Adams, Matthew W.	Reg. No. 43,459	Harris, Robert J.	Reg. No. 37,346	Nelson, Albin J.	Reg. No. 28,650
Anglin, J. Michael	Reg. No. 24,916	Huebsch, Joseph C.	Reg. No. 42,673	Nielsen, Walter W.	Reg. No. 25,539
Arora, Suneel	Reg. No. 42,267	Jurkovich, Patti J	Reg. No. P-44,813	Oh, Allen J	Reg. No. 42,047
Bianchi, Timothy E.	Reg. No. 39,610	Kalis, Janal M.	Reg. No. 37,650	Padys, Danny J.	Reg. No. 35,635
Billion, Richard E.	Reg. No. 32,836	Kaufmann, John D.	Reg. No. 24,017	Parker, J. Kevin	Reg. No. 33,024
Black, David W.	Reg. No. 42,331	Klima-Silberg, Catherine I.	Reg. No. 40,052	Peacock, Gregg A.	Reg. No. P-45,001
Brennan, Leoniede M.	Reg. No. 35,832	Kluth, Daniel J.	Reg. No. 32,146	Perdok, Monique M.	Reg. No. 42,989
Brennan, Thomas F.	Reg. No. 35,075	Lacy, Rodney L.	Reg. No. 41,136	Polglaze, Daniel J.	Reg. No. 39,801
Brooks, Edward J., III	Reg. No. 40,925	Leffert, Thomas W.	Reg. No. 40,697	Prout, William F.	Reg. No. 33,995
Chu, Dinh C.P.	Reg. No. 41,676	Lemaire, Charles A	Reg. No. 36,198	Schwegman, Micheal L.	Reg. No. 25,816
Clark, Barbara J.	Reg. No. 38,107	Litman, Mark A.	Reg. No. 26,390	Sieffert, Kent J	Reg. No. 41,312
Dahl, John M.	Reg. No. P-44,639	Lundberg, Steven W	Reg. No. 30,568	Slifer, Russell D.	Reg. No. 39,838
Drake, Eduardo E.	Reg. No. 40,594	Mack, Lisa K.	Reg. No. 42,825	Steffey, Charles E.	Reg. No. 25,179
Eliseeva, Maria M.	Reg. No. 43,328	Maki, Peter C.	Reg. No. 42,832	Terry, Kathleen R.	Reg. No. 31,884
Embretson, Janet E.	Reg. No. 39,665	Malen, Peter L.	Reg. No. P-44,894	Viksins, Ann S.	Reg. No. 37,748
Fogg, David N.	Reg. No. 35,138	Mates, Robert E.	Reg. No. 35,271	Woessner, Warren D.	Reg. No. 30,440
Fordenbacher, Paul J.	Reg. No. 42,546	McCrackin, Ann M.	Reg. No. 42,858		

I hereby authorize them to act and rely on instructions from and communicate directly with the person/assignee/attorney/firm/organization/who/which first sends/sent this case to them and by whom/which I hereby declare that I have consented after full disclosure to be represented unless/until I instruct Schwegman, Lundberg, Woessner & Kluth, P.A. to the contrary.

Please direct all correspondence in this case to **Schwegman, Lundberg, Woessner & Kluth, P.A.** at the address indicated below:

P.O. Box 2938, Minneapolis, MN 55402
Telephone No. (612)373-6900

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of sole inventor: **John E. Donohue**
Citizenship: **United States of America** Residence: **Ridgefield, CT**
Post Office Address: **8 Hunt Court**
Ridgefield, CT 06877
Signature:  Date: 10/26/99
John E. Donohue

Full Name of inventor:
Citizenship:
Post Office Address:
Residence:

Signature: _____ Date: _____

§ 1.56 Duty to disclose information material to patentability.

(a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith in dealing with the Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclose information exists with respect to each pending claim until the claim is canceled or withdrawn from consideration, or the application becomes abandoned. Information material to the patentability of a claim that is canceled or withdrawn from consideration need not be submitted if the information is not material to the patentability of any claim remaining under consideration in the application. There is no duty to submit information which is not material to the patentability of any existing claim. The duty to disclose all information known to be material to patentability is deemed to be satisfied if all information known to be material to patentability of any claim issued in a patent was cited by the Office or submitted to the Office in the manner prescribed by §§ 1.97(b)-(d) and 1.98. However, no patent will be granted on an application in connection with which fraud on the Office was practiced or attempted or the duty of disclosure was violated through bad faith or intentional misconduct. The Office encourages applicants to carefully examine:

- (1) prior art cited in search reports of a foreign patent office in a counterpart application, and
- (2) the closest information over which individuals associated with the filing or prosecution of a patent application believe any pending claim patentably defines, to make sure that any material information contained therein is disclosed to the Office.

(b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made of record in the application, and

- (1) It establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim; or
- (2) It refutes, or is inconsistent with, a position the applicant takes in:
 - (i) Opposing an argument of unpatentability relied on by the Office, or
 - (ii) Asserting an argument of patentability.

A prima facie case of unpatentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any consideration is given to evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.

(c) Individuals associated with the filing or prosecution of a patent application within the meaning of this section are:

- (1) Each inventor named in the application;
- (2) Each attorney or agent who prepares or prosecutes the application; and
- (3) Every other person who is substantively involved in the preparation or prosecution of the application and who is associated with the inventor, with the assignee or with anyone to whom there is an obligation to assign the application.

(d) Individuals other than the attorney, agent or inventor may comply with this section by disclosing information to the attorney, agent, or inventor.